MULTIPLICATION ALGORITHM STRUCTURE ABSTRACT
Posted in Applications on Jul 30th, 2007
This paper presents
a comprehensive
evaluation of the
different
multiplication
algorithms and
parallel multiplier
structures for the
design of scalable
multiplication units
to be incorporated
into hardware
components.
Traditional
Arithmetic Logic
Units of digital
computers and
Application Specific
Integrated Circuits
have had to deal
with more than
one, different data
representation
formats. Arithmetic
processes use fixed
length small bit
multipliers while
cryptographic
applications and
graphics
applications use
wide bit multipliers.
Selection of
multipliers for a
particular
application
involves
comparison of
accuracy, speed ,
area, power and
scalability. We
implemented the
algorithmic and
structural based
multipliers using
VHDL in FPGAs
and the
observations give a
comprehensive idea
for selection.
scalable multiplication units
to be incorporated into
hardware components.
Traditional Arithmetic Logic
Units of digital computers
and



Loading ...
